登 录
註 冊
论坛
微波仿真网
注册
登录论坛可查看更多信息
微波仿真论坛
>
Keysight EEsof 专区
>
ADS
>
ADS生成版图的问题
发帖
回复
925
阅读
2
回复
[
互助
]
ADS生成版图的问题
离线
suzhenwei
UID :77788
注册:
2011-05-20
登录:
2012-05-10
发帖:
12
等级:
仿真新人
0楼
发表于: 2011-11-20 10:43:47
Generation of layout started from schematic representation:
+.Vh<:?
>vD}gGBe
1 design(s) processed
dNR/|
21 item(s) regenerated in layout
q{h,}[U=
4 item(s) relocated in layout
b_sasZo
0 item(s) unplaced in layout
OV{v6,>O
0 trace design(s) created
k[ *9b:~
0[UI'2
Errors and Warnings (4 total):
w10~IP
DOyO`TJi
In design S_PARA, instance C3 has been offset by (0, -100) because otherwise
QPm[4Fd{G
components would have overlapped at (-0.7, 4.33).
b@J "b(
QtfL'su:
In design S_PARA, instance P3 has been offset by (0, -200) because otherwise
d'(n/9K
components would have overlapped at (-0.7, 4.33).
.6MG#N
FWu:5fBZY
In design S_PARA, instance C5 has been offset by (0, -300) because otherwise
*Xnf}Ozx
components would have overlapped at (-0.7, 4.33).
Z"c-Ly{vEj
g#(+:^3'
In design S_PARA, instance C6 has been offset by (0, -400) because othe ..
c&PsT4Wh
;BuMzG:tmZ
未注册仅能浏览
部分内容
,查看
全部内容及附件
请先
登录
或
注册
共
条评分
离线
yeahnet
UID :66932
注册:
2010-09-25
登录:
2020-10-15
发帖:
1155
等级:
八级仿真大师
1楼
发表于: 2011-11-20 11:00:30
看那上面的意思好像是说元器件重起来了。我没碰到过所以我也不清楚,上面的只是我猜的。
共
1
条评分
hefang
rf币
+2
积极参与论坛交流,欢迎继续参与本贴交流!
2011-11-20
离线
tangqingbm
筑梦
UID :65955
注册:
2010-09-07
登录:
2018-06-06
发帖:
343
等级:
积极交流四级
2楼
发表于: 2011-11-21 16:11:33
就是说在生成版图时这几个重叠在一起。这个对版图是没有问题的,你拖开就可以了
共
条评分
浪无心
发帖
回复