[互助]ADS生成版图的问题

Generation of layout started from schematic representation: /ueOc<[8"  
%.wR@
9?  
     1  design(s) processed KHx;r@{<  
     21  item(s) regenerated in layout Z]WX 7d  
     4  item(s) relocated in layout M;'GnGFf  
     0  item(s) unplaced in layout =8TBkxG  
     0  trace design(s) created   iR PE0  
` ~^My~f  
Errors and Warnings (4 total): ut]UU*g^$  

w8
jpOvj  
In design S_PARA, instance C3 has been offset by (0, -100) because otherwise 2~7*jA+Ab  
components would have overlapped at (-0.7, 4.33). YU`k^a7%  
ntB#2S  
In design S_PARA, instance P3 has been offset by (0, -200) because otherwise 6R8>w,  
components would have overlapped at (-0.7, 4.33). k h*WpX  
^c9_F9N  
In design S_PARA, instance C5 has been offset by (0, -300) because otherwise {oF;ZM'r  
components would have overlapped at (-0.7, 4.33).  W
/u(9  
]q4LNo  
In design S_PARA, instance C6 has been offset by (0, -400) because othe .. ~Ym*QSD  
s]`6uyW"  

未注册仅能浏览部分内容，查看全部内容及附件请先 登录 或 注册

看那上面的意思好像是说元器件重起来了。我没碰到过所以我也不清楚，上面的只是我猜的。

就是说在生成版图时这几个重叠在一起。这个对版图是没有问题的，你拖开就可以了